AR6103 – ROCm Integrated 802.11n

Part Number : AR6103

Function : ROCm Integrated 802.11n

Manufactures : Atheros

Images :

1 page
AR6103 image

2 page
pinout

Description :

Data Sheet November 2010 AR6103 ROCmTM Integrated 802.11n General Description The AR6103 is a complete, small form factor 802.11 b/g/n Wi-Fi solution optimized for lowpower, low-cost, and highly integrated mobile and portable consumer electronic devices. The device integrates all Wi-Fi functionality in a package friendly to low-cost PCB design, requiring only a few external bypass capacitors and connection to an antenna. The AR6103 is part of the 3rd generation ROCm™ family of mobile 11n devices, employing the world’s lowest power consumption embedded architecture. The AR6103 can support numerous external Bluetooth devices, and includes advanced PTA coexistence support. A flexible architecture enables optional customization to meet customer specific profiles and use cases. On-chip high-efficiency high-output EPA™ power amplifier with zero calibration, integrated LNAs, integrated receive and transmit RF matching circuits, integrated reference crystal, and integrated T/R switch eliminate the need for external RF components and enable direct antenna connection. © 2010 by Atheros Communications, Inc. All rights reserved. Atheros®, Atheros Driven®, Atheros XR®, Driving the Wireless Future®, ROCm®, Super A/G®, Super G®, Total 802.11®, and Wake on Wireless® are registered by Atheros Communications, Inc. Atheros SST™, Signal-Sustain Technology™, the Air is Cleaner at 5-GHz™, XSPAN®, Wireless Future. Unleashed Now.®, and 5-UP™ are trademarks of Atheros Communications, Inc. The Atheros logo is a registered trademark of Atheros Communications, Inc. All other trademarks are the property of their respective holders. Subject to change without notice. PRELIMINARY: ATHEROS CONFIDENTIAL A th Fo ero rH s C an on vo fi n de O nt nl ia y l A e h t C s ro f n o n e id l a ti AR6103 Block Diagram Ultra low power consumption radio architecture and proprietary power save technologies extend battery life. On-chip highefficiency PMU (power management unit) enables direct-connect to battery, eliminating the need for external regulators. An on-chip embedded CPU handles complete 11n processing to minimize host processor loading. • 1 The AR6103 is available in a low profile 8.3mm x 9.2mm LGA package with 500um pitch pads for robust low-cost PCB design. The AR6103 can be treated as a single -row QFN for direct on-board designs. The AR6103 is halogen-free, Pb-free and fully ROHS compliant. ■ Half Guard Interval for high max throughput; ■ Frame Aggregation for high max throughput; ■ Space Time Block Coding (STBC) for improved downlink robustness over range; and ■ Low Density Parity Check (LDPC) encoding AR6103 Features AR6103 High performance, ultra-low power, single stream (1×1) IEEE 802.11n featuring: ■ Support for standard interfaces including for improved uplink robustness over range ■ Near zero power consumption in idle and stand-by enables users to leave Wi-Fi always on” ■ Integrated high-power, high efficiency SDIO 2. […]

3 page
image

AR6103 Datasheet


This entry was posted in Uncategorized. Bookmark the permalink.