M5LV-512 Datasheet PDF

Part Number : M5LV-512

Function : 7ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)

Manufacturers : Lattice Semiconductor

Pinouts :

M5LV-512 datasheet

Description :

FEATURES
◆ High logic densities and I/Os for increased logic integration
— 128 to 512 macrocell densities
— 68 to 256 I/Os

◆ Wide selection of density and I/O combinations to support most application needs
— 6 macrocell density options
— 7 I/O options
— Up to 4 I/O options per macrocell density
— Up to 5 density & I/O options for each package

◆ Performance features to fit system needs
— 5.5 ns tPDCommercial, 7.5 ns tPDIndustrial
— 182 MHz fCNT
— Four programmable power/speed settings per block

◆ Flexible architecture facilitates logic design
— Multiple levels of switch matrices allow for performance-based routing
— 100% routability and pin-out retention
— Synchronous and asynchronous clocking, including dual-edge clocking
— Asynchronous product- or sum-term set or reset
— 16 to 64 output enables
— Functions of up to 32 product terms

Datasheet PDF Download

M5LV-512 pdf

Other data sheets within the file :
M5-128,M5-128/104-7YI,M5-128/120-7YC,M5-128/120-7YI,M5-128/68-7VC