PCA9517A Datasheet PDF

Part Number : PCA9517A

Function : Level translating I2C-bus repeater

Manufacturers : NXP Semiconductors.

Pinouts :

PCA9517A datasheet

Description :

General description
The PCA9517A is a CMOS integrated circuit that provides level shifting between low
voltage (down to 0.9 V) and higher voltage (2.7 V to 5.5 V) I2C-bus or SMBus applications. While retaining all the operating modes and features of the I2C-bus system during the level shifts, it also permits extension of the I2 C-bus by providing bidirectional
buffering for both the data (SDA) and the clock (SCL) lines, thus enabling two buses of
400 pF. Using the PCA9517A enables the system designer to isolate two halves of a bus
for both voltage and capacitance. The SDA and SCL pins are overvoltage tolerant and are
high-impedance when the PCA9517A is unpowered. The 2.7 V to 5.5 V bus port B drivers behave much like the drivers on the PCA9515A device, while the adjustable voltage bus portA drivers drive more current and eliminate the static offset voltage. This results in a LOW on the port B translating into a nearly 0 V LOW on the port A which accommodates smaller voltage swings of lower voltage logic. The static offset design of the port B PCA9517A I/O drivers prevent them from being connected to another device that has rise time accelerator including the PCA9510,PCA9511, PCA9512, PCA9513, PCA9514, PCA9515A, PCA9516A, PCA9517A (port B), or PCA9518. Port A of two or more PCA9517As can be connected together, however, to allow a star topography with port A on the common bus, and port A can be connected directly to any other buffer with static or dynamic offset voltage. Multiple PCA9517As can be connected in series, port A to port B, with nobuild-up in offset voltage with only time of flight delays to consider.

Features
2 channel, bidirectional buffer isolates capacitance and allows 400 pF on either side of
the device
Voltage level translation from 0.9 V to 5.5 V and from 2.7 V to 5.5 V
Footprint and functional replacement for PCA9515/15A
I2C-bus and SMBus compatible
Active HIGH repeater enable input
Open-drain input/outputs
Lock-up free operation
Supports arbitration and clock stretching across the repeater
Accommodates Standard-mode and Fast-mode I2
C-bus devices and multiple masters
Powered-off high-impedance I2C-bus pins
Port A operating supply voltage range of 0.9 V to 5.5 V
Port B operating supply voltage range of 2.7 V to 5.5 V
5V tolerant I2C-bus and enable pins
0 Hz to 400 kHz clock frequency (the maximum system operating frequency may be
less than 400 kHz because of the delays added by the repeater)
ESD protection exceeds 5500 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
Packages offered: SO8,TSSOP8 and HWSON8

Datasheet PDF Download

PCA9517A pdf

Other data sheets within the file :
PCA9517A,PCA9517AD,PCA9517ADP,PCA9517ADP/DG,PCA9517ATP