

Dual Channel 300mA Low Dropout Linear Regulator

Features

- **Dual Regulator Outputs**
- **Low Dropout Voltage: Typical 270mV at 300mA**
- **Wide Input Voltage Range: 2.5V to 5.5V**
- **Low Quiescent Current: Typical 68mA**
- **High PSRR: 70dB at 1kHz**
- **Low Shutdown Current: <1mA**
- **Shutdown Function**
- **Output Current-Limit Protection**
- **Short-Circuit Current-Limit Protection**
- **Over-Temperature Protection**
- **Lead Free and Green Devices Available (RoHS Compliant)**

Applications


- **Mobile Phone**
- **NB Cam**
- **Blue Tooth Headset**

General Description

The APL5536 is a dual channel low dropout linear regulator, which operates from 2.5V to 5.5V input voltage and delivers up to 300mA output current at each channel. Typical dropout voltage is only 270mV at 300mA.

The APL5536 with low quiescent current, high PSRR, and low noise is ideal for battery powered system appliances. Other features include logic-controlled shutdown mode, over-temperature protection, short-circuit current-limit, and current-limit protection to ensure specified output current. The APL5536 is available in SOT-23-6, TSOT-23-6A, and TDFN1.6x1.6-6 packages.

Pin Configuration



Ordering and Marking Information

APL5536 □□□□-□□□ Assembly Material Handling Code Temperature Range Package Code VOUT2 Voltage Code VOUT1 Voltage Code	VOUT1/VOUT2 Voltage Code See Available Voltage Version Package Code C : SOT-23-6 CT : TSOT-23-6A QB : TDFN1.6x1.6-6 Operating Ambient Temperature Range I : -40 to 85°C Handling Code TR : Tape & Reel Assembly Material G : Halogen and Lead Free Device
APL5536 C/CT: □□□□ 6VVX	VV - Voltage Code X - Date Code
APL5536 QB: □□□□ 6VV X	VV - Voltage Code X - Date Code

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Available Voltage Version

Code	5	7	9	A	C	b	D	E	F	J	K
Voltage	1.20	1.30	1.50	1.60	1.80	1.85	1.90	2.00	2.10	2.50	2.60
Code	c	L	M	d	N	O	P	e	Q	R	
Voltage	2.65	2.70	2.80	2.85	2.90	3.00	3.10	3.15	3.20	3.30	

Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
V_{IN}	VIN Input Voltage (VIN to GND)	-0.3 ~ 7	V
V_{EN1}, V_{EN2}	EN1, EN2 to GND Voltage	-0.3 ~ 7	V
T_J	Maximum Junction Temperature	150	°C
T_{STG}	Storage Temperature	-65 ~ 150	°C
T_{SDR}	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
θ_{JA}	Junction-to-Ambient Resistance in Free Air ^(Note 2) SOT-23-6/TSOT-23-6A TDFN1.6x1.6-6	220 165	°C/W

Note 2: θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air.

Recommended Operating Conditions (Note 3)

Symbol	Parameter	Range	Unit
V_{IN}	VIN Input Voltage (VIN to GND)	2.5 ~ 5.5	V
V_{EN1}, V_{EN2}	EN1, EN2 to GND Voltage	0 ~ 5.5	V
I_{OUT}	VOU Output Current	0 ~ 300	mA
T_A	Ambient Temperature	-40 ~ 85	°C
T_J	Junction Temperature	-40 ~ 125	°C

Note 3: Refer to the typical application circuit.

Electrical Characteristics

Unless otherwise specified, these specifications apply over $V_{IN}=V_{OUT}+1V$, $V_{EN1}=V_{EN2}=5V$ and $T_A=-40$ to 85 °C. Typical values are at $T_A=25$ °C.

Symbol	Parameter	Test Conditions	APL5536			Unit
			Min.	Typ.	Max.	
UNDER-VOLTAGE LOCKOUT (UVLO) AND SUPPLY CURRENT						
	VIN UVLO Threshold Voltage	V _{IN} rising, T _A = -40 to 85 °C	1.9	2.2	2.45	V
	VIN UVLO Hysteresis		-	0.1	-	V






Electrical Characteristics (Cont.)

Unless otherwise specified, these specifications apply over $V_{IN}=V_{OUT}+1V$, $V_{EN1}=V_{EN2}=5V$ and $T_A=-40$ to $85^{\circ}C$. Typical values are at $T_A=25^{\circ}C$.

Symbol	Parameter	Test Conditions		APL5536			Unit
				Min.	Typ.	Max.	
UNDER-VOLTAGE LOCKOUT (UVLO) AND SUPPLY CURRENT (CONT.)							
I _Q	VIN Supply Current	No load, V _{EN1} =V _{EN2} =5V		-	68	100	μA
		No load, V _{EN1} =V _{EN2} =0V		-	-	1	μA
OUTPUT VOLTAGE (REGULATOR1 AND REGULATOR2)							
	Output Voltage Accuracy	I _{OUT} =1mA to 300mA, T _A =-40°C to 85°C		-3.5	-	+3.5	%
	Line Regulation	I _{OUT} =1mA, V _{IN} =V _{OUT} +0.3V to 5.5V, or V _{IN} =2.5V to 5.5V		-	-	0.2	%/V
V _{DROP}	Dropout Voltage ^(Note 4)	I _{OUT} =300mA		-	270	350	mV
PSRR	Power Supply Rejection Ratio	I _{OUT} =50mA, C _{OUT} =2.2μF	f=100Hz	-	70	-	dB
			f=1kHz	-	70	-	
			f=10kHz	-	60	-	
			f=100kHz	-	35	-	
	Output Noise	I _{OUT} =1mA, BW=10 to 100kHz, C _{OUT} =10μF		-	100	-	μV _{RMS}
	VOUT Discharge Resistance	V _{EN1} =V _{EN2} =0V		-	1	-	kΩ
ENABLE/DISABLE (EN1 AND EN2)							
V _{IH}	EN Input Logic HIGH	V _{IN} =2.5V to 5.5V		1.5	-	-	V
V _{IL}	EN Input Logic LOW	V _{IN} =2.5V to 5.5V		-	-	0.4	V
	EN Input Current	V _{EN1} =V _{EN2} =5V		-	10	-	μA
PROTECTIONS (REGULATOR1 AND REGULATOR2)							
I _{LIMIT}	Current-Limit Threshold			330	450	750	mA
I _{SHORT}	Short-Circuit Output Current			-	50	-	mA
	Over-Temperature Threshold			-	160	-	°C
	Over-Temperature Hysteresis			-	40	-	°C
	Soft-Start Time			-	60	-	μs

Note 4: The dropout voltage is defined as $V_{IN} - V_{OUT}$ when V_{OUT} is 100mV below the value of V_{OUT} for $V_{IN} = V_{OUT} + 1V$.


Typical Operating Characteristics



Operating Waveforms


Refer to the typical application circuit. The test condition is $T_A = 25^\circ\text{C}$ unless otherwise specified.

Power On




APL5536CC, $V_{IN}=4\text{V}$, $I_{OUT1}=I_{OUT2}=10\text{mA}$,
 $C_{IN}=C_{OUT1}=C_{OUT2}=1\mu\text{F/MLCC}$, EN1/EN2 tied to VIN
 CH1: V_{IN} , 2V/Div, DC
 CH2: V_{OUT1} , 1V/Div, DC
 CH3: V_{OUT2} , 1V/Div, DC
 TIME: 100 μs /Div

Power Off




APL5536CC, $V_{IN}=4\text{V}$, $I_{OUT1}=I_{OUT2}=10\text{mA}$,
 $C_{IN}=C_{OUT1}=C_{OUT2}=1\mu\text{F/MLCC}$, EN1/EN2 tied to VIN
 CH1: V_{IN} , 2V/Div, DC
 CH2: V_{OUT1} , 1V/Div, DC
 CH3: V_{OUT2} , 1V/Div, DC
 TIME: 20ms/Div

Enable Response



APL5536CC, $V_{IN}=4\text{V}$, $I_{OUT1}=I_{OUT2}=10\text{mA}$,
 $C_{IN}=C_{OUT1}=C_{OUT2}=1\mu\text{F/MLCC}$
 CH1: V_{EN1}/V_{EN2} , 2V/Div, DC
 CH2: V_{OUT1} , 1V/Div, DC
 CH3: V_{OUT2} , 1V/Div, DC
 TIME: 50 μs /Div

Disable Response




APL5536CC, $V_{IN}=4\text{V}$, $I_{OUT1}=I_{OUT2}=10\text{mA}$,
 $C_{IN}=C_{OUT1}=C_{OUT2}=1\mu\text{F/MLCC}$
 CH1: V_{EN1}/V_{EN2} , 2V/Div, DC
 CH2: V_{OUT1} , 1V/Div, DC
 CH3: V_{OUT2} , 1V/Div, DC
 TIME: 50 μs /Div

Operating Waveforms (Cont.)


Refer to the typical application circuit. The test condition is $T_A = 25^\circ\text{C}$ unless otherwise specified.

Channel 1 Load Transient Response




APL5536CC, $V_{IN}=4\text{V}$, $I_{LOAD}=10\text{-}300\text{-}10\text{mA}$, rising/falling= $0.4\mu\text{s}$, $C_{IN}=C_{OUT}=1\mu\text{F/MLCC}$
 CH1: V_{OUT} , 100mV/Div, offset=1.8V
 CH2: I_{OUT} , 200mA/Div, DC
 TIME: 20µs/Div

Channel 2 Load Transient Response




APL5536CC, $V_{IN}=4\text{V}$, $I_{LOAD}=10\text{-}300\text{-}10\text{mA}$, rising/falling= $0.4\mu\text{s}$, $C_{IN}=C_{OUT}=1\mu\text{F/MLCC}$
 CH1: V_{OUT} , 100mV/Div, offset=1.8V
 CH2: I_{OUT} , 200mA/Div, DC
 TIME: 20µs/Div

Line Transient Response-1



APL5536CC, $V_{IN}=3.8\text{V}$ to 4.8V to 3.8V (rising/falling time= $4\mu\text{s}$), $I_{LOAD}=10\text{mA}$, $C_{IN}=C_{OUT}=1\mu\text{F/MLCC}$
 CH1: V_{IN} , 500mV/Div, offset=3.8V
 CH2: V_{OUT1} , 20mV/Div, offset=1.8V
 CH3: V_{OUT2} , 20mV/Div, offset=1.8V
 TIME: 100µs/Div

Line Transient Response-2




APL5536CC, $V_{IN}=3.8\text{V}$ to 4.8V to 3.8V (rising/falling time= $4\mu\text{s}$), $I_{LOAD}=100\text{mA}$, $C_{IN}=C_{OUT}=1\mu\text{F/MLCC}$
 CH1: V_{IN} , 500mV/Div, offset=3.8V
 CH2: V_{OUT1} , 20mV/Div, offset=1.8V
 CH3: V_{OUT2} , 20mV/Div, offset=1.8V
 TIME: 100µs/Div


Pin Description

PIN			FUNCTION
NO.		NAME	
SOT-23-6/ TSOT-23-6A	TDFN1.6x1.6-6		
1	6	EN1	Enable Input. Pulling the V_{EN1} above 1.5V enables the respective regulator output; pulling V_{EN1} below 0.4V disables the respective regulator output.
2	5	VIN	Input Supply Pin. V_{IN} can range from 2.5V to 5.5V and should be bypassed with at least a 1 μ F capacitor.
3	4	EN2	Enable Input. Pulling the V_{EN2} above 1.5V enables the respective regulator output; pulling V_{EN2} below 0.4V disables the respective regulator output.
4	3	VOUT2	Regulator Outputs. Sources up to 300mA. Bypass with at least a 1 μ F capacitor to the GND respectively.
5	2	GND	Ground.
6	1	VOUT1	Regulator Outputs. Sources up to 300mA. Bypass with at least a 1 μ F capacitor to the GND respectively.

Typical Application Circuit



Block Diagram



Function Description

VIN Under-Voltage Lockout (UVLO)

The APL5536 has a built-in under-voltage lockout circuit to keep the outputs shutting off until internal circuitry is operating properly. The UVLO circuit has a hysteresis and a de-glitch feature so that it will typically ignore undershoot transients on the input.

Soft-Start (For Each Channel)

The APL5536 provides an internal soft-start circuitry to control rise rate of the output voltage and limit the current surge during start-up. The output voltage starts the soft-start at approximate 60 μ s after the VIN is over the UVLO threshold. The typical soft-start interval is about 60 μ s.

Current-Limit Protection (For Each Channel)

The APL5536 provides a current-limit protection function. During current-limit, the device limits output current at current-limit threshold. For reliable operation, the device should not be operated in current-limit for extended period.

Short-Circuit Current-Limit Protection (For Each Channel)

When the output voltage drops below 0.8V, which is caused by the over load or short circuit, the device limits the output current down to a safe level. The short circuit current limit is used to reduce the power dissipation during short circuit conditions. If the junction temperature is over the over-temperature threshold, the device will enter the thermal shutdown.

Enable/Disable (For Each Channel)

Pulling the $V_{EN1/2}$ above 1.5V enables the respective LDO output, and pulling $V_{EN1/2}$ below 0.4V disables the respective LDO output. EN1/2 pins are internally pulled low by resistors. If shutdown function is not used, connect EN1/2 to VIN for normal operation. The enable inputs are compatible with both TTL and CMOS logic levels.

Over-Temperature Protection

An over-temperature protection circuitry limits the junction temperature of APL5536. When the junction temperature exceeds +160°C, the over-temperature protection circuitry disables the LDO outputs, allowing the device to cool down. The LDO outputs are enabled again after the junction temperature cools down by 40°C, resulting in a pulsed output during continuous thermal overload conditions. Over-temperature protection is designed to protect the IC in the event of over temperature conditions. For reliable operation, the junction temperature cannot exceed $T_J=+125^{\circ}\text{C}$

Application Information

Input Capacitor

The APL5536 requires proper input capacitors to supply surge current during stepping load transients to prevent the input rail from dropping. Because the parasitic inductor from the voltage sources or other bulk capacitors to the VIN limit the slew rate of the surge current, place the Input capacitors near VIN as close as possible. Input capacitors should be larger than 1μF and a minimum ceramic capacitor of 1μF is necessary.

Output Capacitor

The APL5536 needs a proper output capacitor to maintain circuit stability and improve transient response over-temperature and current. In order to insure the circuit stability, the proper output capacitor value should be larger than 1μF. With X5R and X7R dielectrics, 1μF is sufficient at all operating temperatures. Large output capacitor value can reduce noise and improve load-transient response and PSRR, Figure 1 shows the curves of allowable ESR range as the function of load current for various output capacitor values.




Figure1. Stable COUT ESR Range

Operation Region and Power Dissipation

The APL5536 maximum power dissipation depends on the thermal resistance and temperature difference between the die junction and ambient air. The SOT-23-6 package power dissipation P_D across the device is:

$$P_D = (T_J - T_A) / \theta_{JA}$$

where $(T_J - T_A)$ is the temperature difference between the junction and ambient air. θ_{JA} is the thermal resistance between Junction and ambient air. Assuming the $T_A=25^\circ\text{C}$ and maximum $T_J=160^\circ\text{C}$ (typical thermal limit threshold), the maximum power dissipation is calculated as:

$$P_{D(\max)} = (150-25)/220 = 0.568(\text{W})$$

For normal operation, do not exceed the maximum junction temperature rating of $T_J=125^\circ\text{C}$. The calculated power dissipation should be less than:

$$P_D = (125-25)/220 = 0.454(\text{W})$$

The maximum power dissipation depends on operating ambient temperature for fixed $T_{J(\max)}$ and thermal resistance θ_{JA} . For SOT-23-6 package, the Figure 2 of derating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed. The GND provides an electrical connection to the ground and channels heat away. Connect the GND to the ground by using a large pad or a ground plane.




Figure 2. Derating Curves for SOT-23-6 Package

Layout Consideration

Figure 3 illustrates the layout. Below is a checklist for your layout:

1. Please place the input capacitors close to the VIN.
2. Ceramic capacitors for load must be placed near the load as close as possible.
3. To place APL5536 and output capacitors near the load is good for performance.
4. Large current paths, the bold lines in Figure 3, must have wide tracks.

Application Information (Cont.)

Layout Consideration (Cont.)





Figure3. Large Current Paths

Package Information

SOT-23-6




SYMBOL	SOT-23-6			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A		1.45		0.057
A1	0.00	0.15	0.000	0.006
A2	0.90	1.30	0.035	0.051
b	0.30	0.50	0.012	0.020
c	0.08	0.22	0.003	0.009
D	2.70	3.10	0.106	0.122
E	2.60	3.00	0.102	0.118
E1	1.40	1.80	0.055	0.071
e	0.95 BSC		0.037 BSC	
e1	1.90 BSC		0.075 BSC	
L	0.30	0.60	0.012	0.024
θ	0°	8°	0°	8°

Note : 1. Follow JEDEC TO-178 AB.

2. Dimension D and E1 do not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 10 mil per side.

Package Information

TSOT-23-6A




SYMBOL	TSOT-23-6A			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	0.70	1.00	0.028	0.039
A1	0.01	0.10	0.000	0.004
A2	0.70	0.90	0.028	0.035
b	0.30	0.50	0.012	0.020
c	0.08	0.20	0.003	0.008
D	2.70	3.10	0.106	0.122
E	2.60	3.00	0.102	0.118
E1	1.40	1.80	0.055	0.071
e	0.95 BSC		0.037 BSC	
e1	1.90 BSC		0.075 BSC	
L	0.30	0.60	0.012	0.024
θ	0°	8°	0°	8°

Note : Dimension D and E1 do not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 10 mil per side.


Package Information

TDFN1.6x1.6-6



SYMBOL	TDFN1.6x1.6-6			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	0.70	0.80	0.028	0.031
A1	0.00	0.05	0.000	0.002
A3	0.20 REF		0.008 REF	
b	0.20	0.30	0.008	0.012
D	1.55	1.65	0.061	0.065
D2	0.95	1.05	0.037	0.041
E	1.55	1.65	0.061	0.065
E2	0.55	0.65	0.022	0.026
e	0.50 BSC		0.020 BSC	
K	0.20	-	0.008	-
L	0.19	0.29	0.007	0.011

Carrier Tape & Reel Dimensions



Application	A	H	T1	C	d	D	W	E1	F
SOT-23-6	178.0±2.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0±0.30	1.75±0.10	3.5±0.05
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.0±0.10	4.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.0 MIN.	0.6+0.00 -0.40	3.20±0.20	3.10±0.20	1.50±0.20
Application	A	H	T1	C	d	D	W	E1	F
TSOT-23-6A	178.0±2.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0±0.30	1.75±0.10	3.5±0.05
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.0±0.10	4.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.0 MIN.	0.6+0.00 -0.40	3.20±0.20	3.10±0.20	1.50±0.20
Application	A	H	T1	C	d	D	W	E1	F
TDFN1.6x1.6-6	178.0±2.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0±0.30	1.75±0.10	3.5±0.05
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.0±0.10	4.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	1.70±0.20	1.70±0.20	0.90±0.20


(mm)

Devices Per Unit


Package Type	Unit	Quantity
SOT-23-6	Tape & Reel	3000
TSOT-23-6A	Tape & Reel	3000
TDFN1.6x1.6	Tape & Reel	3000

Taping Direction Information


SOT-23-6/TSOT-23-6A



TDFN1.6x1.6-6



Classification Profile



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat & Soak		
Temperature min (T_{smin})	100 °C	150 °C
Temperature max (T_{smax})	150 °C	200 °C
Time (T_{smin} to T_{smax}) (t_s)	60-120 seconds	60-120 seconds
Average ramp-up rate (T_{smax} to T_p)	3 °C/second max.	3°C/second max.
Liquidous temperature (T_L)	183 °C	217 °C
Time at liquidous (t_L)	60-150 seconds	60-150 seconds
Peak package body Temperature (T_p)*	See Classification Temp in table 1	See Classification Temp in table 2
Time (t_p)** within 5°C of the specified classification temperature (T_c)	20** seconds	30** seconds
Average ramp-down rate (T_p to T_{smax})	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.
* Tolerance for peak profile Temperature (T_p) is defined as a supplier minimum and a user maximum.		
** Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum.		

Classification Reflow Profiles (Cont.)

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ ≥350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T _j =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
HBM	MIL-STD-883-3015.7	VHBM ≥ 2KV
MM	JESD-22, A115	VMM ≥ 200V
Latch-Up	JESD 78	10ms, I _{tr} ≥ 100mA

Customer Service

Anpec Electronics Corp.

Head Office :

No.6, Dusing 1st Road, SBIP,
Hsin-Chu, Taiwan, R.O.C.
Tel : 886-3-5642000
Fax : 886-3-5642050

Taipei Branch :

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd.,
Sindian City, Taipei County 23146, Taiwan
Tel : 886-2-2910-3838
Fax : 886-2-2917-3838