

GD4052B

DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

DESCRIPTION — The 4052B is a Dual 4-Channel Analog Multiplexer/Demultiplexer with common channel select logic. Each Multiplexer/Demultiplexer has four Independent Inputs/Outputs (Y_0 – Y_3) and a Common Input/Output (Z). The common channel select logic includes two Address Inputs (A_0 , A_1) and an active LOW Enable Input ($\bar{E}$).

Both multiplexer/demultiplexers contain four bidirectional analog switches, each with one side connected to an Independent Input/Output (Y_0 – Y_3) and the other side connected to a Common Input/Output (Z). With the Enable Input LOW, one of the four switches is selected (low impedance, ON state) by the two Address Inputs. With the Enable Input HIGH, all switches are in the high impedance OFF state, independent of the Address Inputs.

V_{DD} and V_{SS} are the two supply voltage connections for the digital control inputs (A_0 , A_1 , $\bar{E}$). Their voltage limits are the same as for all other digital CMOS. The analog inputs/outputs (Y_0 – Y_3 , Z) can swing between V_{DD} as a positive limit and V_{EE} as a negative limit. V_{DD} – V_{EE} may not exceed 15 V. For operation as a digital multiplexer/demultiplexer, V_{EE} is connected to V_{SS} (typically ground).

- DIGITAL OR ANALOG MULTIPLEXER/DEMULTIPLEXER
- COMMON ENABLE INPUT (ACTIVE LOW)

PIN NAMES


Y_0a – Y_3a	Independent Inputs/Outputs
Y_0b – Y_3b	Independent Inputs/Outputs
A_0 , A_1	Address Inputs
$\bar{E}$	Enable Input (Active LOW)
Z_a , Z_b	Common Input/Output

TRUTH TABLE


INPUTS			CHANNELS			
$\bar{E}$	A_1	A_0	Y_0 – Z	Y_1 – Z	Y_2 – Z	Y_3 – Z
L	L	L	ON	OFF	OFF	OFF
L	L	H	OFF	ON	OFF	OFF
L	H	L	OFF	OFF	ON	OFF
L	H	H	OFF	OFF	OFF	ON
H	X	X	OFF	OFF	OFF	OFF

L = LOW Level, H = HIGH Level, X = Don't care

4052B FUNCTIONAL LOGIC DIAGRAM



LOGIC SYMBOL




V_{DD} = PIN 16

V_{SS} = PIN 8

V_{EE} = PIN 7

CONNECTION DIAGRAM DIP (TOP VIEW)



www.DataSheet4U.com
 The SO Package has the same pinouts (Connection Diagram) as the Dual In-Line Package.

GS CMOS · GD4052B

DC CHARACTERISTICS: V_{DD} as shown, $V_{EE} = 0\text{ V}$ (See Note 1)

SYMBOL	PARAMETER		LIMITS									UNITS	TEMP	TEST CONDITIONS				
			V _{DD} = 5 V			V _{DD} = 10 V			V _{DD} = 15 V									
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX							
R _{ON}	ON Resistance	XC		95	900		55	380		35	210	Ω	MIN	V _{IS} = V _{DD} to V _{EE} Note 2				
				100	1000		65	500		40	280		25°C					
				125	1100		100	600		65	340		MAX					
		XM		90	850		50	340		30	190	Ω	MIN					
				100	1000		65	500		40	280		25°C					
				150	1150		110	660		70	370		MAX					
ΔR _{ON}	“Δ” ON Resistance Between Any Two Channels			25			10			5		Ω	25°C	Note 2				
I _Z	OFF State Leakage Current, All Channels OFF	XC						800				nA	25°C	$\bar{E} = V_{DD}$, V _{SS} = V _{DD} /2 V _{IS} = V _{DD} or V _{EE} V _{OS} = V _{EE} or V _{DD}				
		XM						80										
	Any Channel OFF	XC						100										
		XM						10										
	I _{DD}	Quiescent Power Supply Dissipation	XC			20			40						80	μA	MIN, 25°C	V _{SS} = V _{EE} All inputs at V _{DD} or V _{EE}
						150			300						600		MAX	
Supply Dissipation		XC			5			10			20	μA	MIN, 25°C					
					150			300			600		MAX					

Notes on following page

GS CMOS · GD4052B

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V_{DD} as shown, $V_{EE} = 0$ V, $T_A = 25^\circ\text{C}$ (See Note 3)

SYMBOL	PARAMETER	LIMITS									UNITS	TEST CONDITIONS
		V _{DD} = 5 V			V _{DD} = 10 V			V _{DD} = 15 V				
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t _{PLH}	Propagation Delay, Input to Output		25			10			6		ns	C _L = 50 pF, R _L = 200 kΩ E̅ = V _{SS} = V _{EE} , A _n or V _{is} = V _{DD} or V _{EE} Note 5
t _{PHL}	Propagation Delay, Address to Output		10			6			4		ns	
t _{PLH}	Propagation Delay, Input to Output		170			95			80		ns	C _L = 50 pF, R _L = 1 kΩ E̅ or A _n = V _{SS} = V _{EE} V _{is} = V _{DD} or V _{EE} Note 5
t _{PHL}	Propagation Delay, Address to Output		210			125			95		ns	
t _{PZL}	Output Enable Time		185			95			75		ns	C _L = 50 pF, R _L = 1 kΩ E̅ or A _n = V _{SS} = V _{EE} V _{is} = V _{DD} or V _{EE} Note 5
t _{PZH}	Output Enable Time		205			105			85		ns	
t _{PLZ}	Output Disable Time		1250			1130			1080		ns	C _L = 50 pF, R _L = 1 kΩ E̅ or A _n = V _{SS} = V _{EE} V _{is} = V _{DD} or V _{EE} Note 5
t _{PHZ}	Output Disable Time		1240			1120			1070		ns	
	Distortion, Sine Wave Response		0.2			0.2			0.2		%	R _L = 10 kΩ V _{SS} = V _{DD} /2, E̅ = V _{EE} , V _{is} = V _{DD} /2 (sine wave)p-p f _{is} = 1 kHz
	Crosstalk Between Any Two Channels										MHz	R _L = 1 kΩ, E̅ = V _{EE} V _{is} = V _{DD} /2 (sine wave)p-p at -40 dB V _{SS} = V _{DD} /2, 20 Log ₁₀ (V _{os} /V _{is}) = -40 dB
	OFF State Feedthrough					1					MHz	R _L = 1 kΩ, V _{SS} = V _{DD} /2 E̅ = V _{DD} V _{is} = V _{DD} /2 (sine wave)p-p 20 Log ₁₀ (V _{os} /V _{is}) = -40 dB
f _{MAX}	ON State Frequency Response		13			40			70		MHz	R _L = 1 kΩ, E̅ = V _{SS} V _{is} = V _{DD} /2 (sine wave)p-p V _{SS} = V _{DD} /2 20 Log ₁₀ (V _{os} /V _{os} @ 1 kHz = -3 dB

NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- $\bar{E} = V_{SS}$, $R_L = 10$ k Ω , any channel selected and $V_{SS} = V_{EE}$ or $V_{DD}/2$.
- Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- V_{is}/V_{os} is the voltage signal at an Input/Output terminal (Y_n/Z_n).
- $V_{IN} = V_{DD}$ (Square Wave), Input transition times ≤ 20 ns
- In certain applications, the current through the external load resistor (R_L) may include both V_{DD} and signal line components. To avoid drawing V_{DD} current when switch current flows into terminals 1, 2, 4, 5, 11, 12, 14, or 15 the voltage drop across the bidirectional switch must not exceed 0.5 V at $T_A < 25^\circ\text{C}$, or 0.3 V at $T_A > 25^\circ\text{C}$. No V_{DD} current will flow through the switch current flows into terminals 3 or 13.